Hybrid instruction cache partitioning for preemptive real-time systems.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ecrts/Busquets-MataixSW97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ecrts/Busquets-MataixSW97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andy_J._Wellings
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_V._Busquets-Mataix
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Jos%E2%88%9A%C2%A9_Serrano
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FEMWRTS.1997.613764
>
foaf:
homepage
<
https://doi.org/10.1109/EMWRTS.1997.613764
>
dc:
identifier
DBLP conf/ecrts/Busquets-MataixSW97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FEMWRTS.1997.613764
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
Hybrid instruction cache partitioning for preemptive real-time systems.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andy_J._Wellings
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_V._Busquets-Mataix
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Jos%E2%88%9A%C2%A9_Serrano
>
swrc:
pages
56-63
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ecrts/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ecrts/Busquets-MataixSW97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ecrts/Busquets-MataixSW97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ecrts/rts1997.html#Busquets-MataixSW97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/EMWRTS.1997.613764
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ecrts
>
dc:
title
Hybrid instruction cache partitioning for preemptive real-time systems.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document