MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/essderc/MahmoudiSS12
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/essderc/MahmoudiSS12
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hiwa_Mahmoudi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Siegfried_Selberherr
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Viktor_Sverdlov
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FESSDERC.2012.6343381
>
foaf:
homepage
<
https://doi.org/10.1109/ESSDERC.2012.6343381
>
dc:
identifier
DBLP conf/essderc/MahmoudiSS12
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FESSDERC.2012.6343381
(xsd:string)
dcterms:
issued
2012
(xsd:gYear)
rdfs:
label
MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hiwa_Mahmoudi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Siegfried_Selberherr
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Viktor_Sverdlov
>
swrc:
pages
254-257
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/essderc/2012
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/essderc/MahmoudiSS12/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/essderc/MahmoudiSS12
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/essderc/essderc2012.html#MahmoudiSS12
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ESSDERC.2012.6343381
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/essderc
>
dc:
title
MTJ-based implication logic gates and circuit architecture for large-scale spintronic stateful logic systems.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document