Compact Modeling for Power Efficient Circuit Design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/essderc/Miura-Mattausch18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/essderc/Miura-Mattausch18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Atsushi_Saito
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dondee_Navarro
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hans_J%E2%88%9A%C4%BErgen_Mattausch
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hideyuki_Kikuchihara
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mitiko_Miura-Mattausch
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tahahiro_Kajiwara
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Takahiro_Iizuka
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuta_Tanimoto
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FESSDERC.2018.8486858
>
foaf:
homepage
<
https://doi.org/10.1109/ESSDERC.2018.8486858
>
dc:
identifier
DBLP conf/essderc/Miura-Mattausch18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FESSDERC.2018.8486858
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
rdfs:
label
Compact Modeling for Power Efficient Circuit Design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Atsushi_Saito
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dondee_Navarro
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hans_J%E2%88%9A%C4%BErgen_Mattausch
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hideyuki_Kikuchihara
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mitiko_Miura-Mattausch
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tahahiro_Kajiwara
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Takahiro_Iizuka
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuta_Tanimoto
>
swrc:
pages
234-237
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/essderc/2018
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/essderc/Miura-Mattausch18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/essderc/Miura-Mattausch18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/essderc/essderc2018.html#Miura-Mattausch18
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ESSDERC.2018.8486858
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/essderc
>
dc:
title
Compact Modeling for Power Efficient Circuit Design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document