[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/essderc/ZengDLMPSLJYCCH23>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Bing_Chen>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Chengji_Jin>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Gaobo_Lin>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Genquan_Han>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Minglei_Ma>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ran_Cheng>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rongzong_Shen>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Xiao_Yu>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Xueyang_Li>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yiqin_Zeng>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yue_Peng>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Zhetao_Ding>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FESSDERC59256.2023.10268548>
foaf:homepage <https://doi.org/10.1109/ESSDERC59256.2023.10268548>
dc:identifier DBLP conf/essderc/ZengDLMPSLJYCCH23 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FESSDERC59256.2023.10268548 (xsd:string)
dcterms:issued 2023 (xsd:gYear)
rdfs:label Complete Reconfigurable Boolean Logic Gates Based on One FeFET -One RRAM Technology. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Bing_Chen>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Chengji_Jin>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Gaobo_Lin>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Genquan_Han>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Minglei_Ma>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ran_Cheng>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rongzong_Shen>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Xiao_Yu>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Xueyang_Li>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yiqin_Zeng>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yue_Peng>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Zhetao_Ding>
swrc:pages 85-88 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/essderc/2023>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/essderc/ZengDLMPSLJYCCH23/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/essderc/ZengDLMPSLJYCCH23>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/essderc/essderc2023.html#ZengDLMPSLJYCCH23>
rdfs:seeAlso <https://doi.org/10.1109/ESSDERC59256.2023.10268548>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/essderc>
dc:title Complete Reconfigurable Boolean Logic Gates Based on One FeFET -One RRAM Technology. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document