Trading Conditional Execution for More Registers on ARM Processors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/euc/ChengHCC10
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/euc/ChengHCC10
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Wei_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Huang-Jia_Cheng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rong-Guey_Chang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuan-Shin_Hwang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FEUC.2010.18
>
foaf:
homepage
<
https://doi.org/10.1109/EUC.2010.18
>
dc:
identifier
DBLP conf/euc/ChengHCC10
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FEUC.2010.18
(xsd:string)
dcterms:
issued
2010
(xsd:gYear)
rdfs:
label
Trading Conditional Execution for More Registers on ARM Processors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cheng-Wei_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Huang-Jia_Cheng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rong-Guey_Chang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuan-Shin_Hwang
>
swrc:
pages
53-59
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/euc/2010
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/euc/ChengHCC10/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/euc/ChengHCC10
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/euc/euc2010.html#ChengHCC10
>
rdfs:
seeAlso
<
https://doi.org/10.1109/EUC.2010.18
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/euc
>
dc:
title
Trading Conditional Execution for More Registers on ARM Processors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document