Automating the Design of Processor/Accelerator Embedded Systems with LegUp High-Level Synthesis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/euc/FortCCCLHCHSCBA14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/euc/FortCCCLHCHSCBA14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andrew_Canis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bain_Syrowik
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Blair_Fort
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jason_Helge_Anderson
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jongsok_Choi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mathew_Hall
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nazanin_Calagar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ruolong_Lian
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stefan_Hadjis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_Dean_Brown
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tomasz_S._Czajkowski
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yu_Ting_Chen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FEUC.2014.26
>
foaf:
homepage
<
https://doi.org/10.1109/EUC.2014.26
>
dc:
identifier
DBLP conf/euc/FortCCCLHCHSCBA14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FEUC.2014.26
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
rdfs:
label
Automating the Design of Processor/Accelerator Embedded Systems with LegUp High-Level Synthesis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andrew_Canis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bain_Syrowik
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Blair_Fort
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jason_Helge_Anderson
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jongsok_Choi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mathew_Hall
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nazanin_Calagar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ruolong_Lian
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stefan_Hadjis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_Dean_Brown
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tomasz_S._Czajkowski
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yu_Ting_Chen
>
swrc:
pages
120-129
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/euc/2014
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/euc/FortCCCLHCHSCBA14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/euc/FortCCCLHCHSCBA14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/euc/euc2014.html#FortCCCLHCHSCBA14
>
rdfs:
seeAlso
<
https://doi.org/10.1109/EUC.2014.26
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/euc
>
dc:
title
Automating the Design of Processor/Accelerator Embedded Systems with LegUp High-Level Synthesis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document