Compiling VHDL into a high-level synthesis design representation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/eurodac/ElesKPM92
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/eurodac/ElesKPM92
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Krzysztof_Kuchcinski
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marius_Minea
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Petru_Eles
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zebo_Peng
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FEURDAC.1992.246333
>
foaf:
homepage
<
https://doi.org/10.1109/EURDAC.1992.246333
>
dc:
identifier
DBLP conf/eurodac/ElesKPM92
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FEURDAC.1992.246333
(xsd:string)
dcterms:
issued
1992
(xsd:gYear)
rdfs:
label
Compiling VHDL into a high-level synthesis design representation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Krzysztof_Kuchcinski
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marius_Minea
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Petru_Eles
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zebo_Peng
>
swrc:
pages
604-609
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/eurodac/1992
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/eurodac/ElesKPM92/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/eurodac/ElesKPM92
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/eurodac/euro-dac1992.html#ElesKPM92
>
rdfs:
seeAlso
<
https://doi.org/10.1109/EURDAC.1992.246333
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/eurodac
>
dc:
title
Compiling VHDL into a high-level synthesis design representation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document