Analysis of different protocol description styles in VHDL for high-level synthesis.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/eurodac/RahmouniJKMPP96
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/eurodac/RahmouniJKMPP96
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ahmed_Amine_Jerraya
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aloysio_Pedroza
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Antonio_Carneiro_de_Mesquita_Filho
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luci_Pirmez
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Maher_Rahmouni
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Polen_Kission
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FEURDAC.1996.558248
>
foaf:
homepage
<
https://doi.org/10.1109/EURDAC.1996.558248
>
dc:
identifier
DBLP conf/eurodac/RahmouniJKMPP96
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FEURDAC.1996.558248
(xsd:string)
dcterms:
issued
1996
(xsd:gYear)
rdfs:
label
Analysis of different protocol description styles in VHDL for high-level synthesis.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ahmed_Amine_Jerraya
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aloysio_Pedroza
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Antonio_Carneiro_de_Mesquita_Filho
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luci_Pirmez
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Maher_Rahmouni
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Polen_Kission
>
swrc:
pages
490-495
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/eurodac/1996
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/eurodac/RahmouniJKMPP96/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/eurodac/RahmouniJKMPP96
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/eurodac/euro-dac1996.html#RahmouniJKMPP96
>
rdfs:
seeAlso
<
https://doi.org/10.1109/EURDAC.1996.558248
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/eurodac
>
dc:
title
Analysis of different protocol description styles in VHDL for high-level synthesis.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document