A hierarchical approach to timing verification in CMOS VLSI design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/eurodac/YangH91
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/eurodac/YangH91
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/David_M._Holburn
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/H._G._Yang
>
foaf:
homepage
<
http://dl.acm.org/citation.cfm?id=951571
>
dc:
identifier
DBLP conf/eurodac/YangH91
(xsd:string)
dcterms:
issued
1991
(xsd:gYear)
rdfs:
label
A hierarchical approach to timing verification in CMOS VLSI design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/David_M._Holburn
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/H._G._Yang
>
swrc:
pages
266-270
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/eurodac/1991
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/eurodac/YangH91/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/eurodac/YangH91
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/eurodac/euro-dac1991.html#YangH91
>
rdfs:
seeAlso
<
http://dl.acm.org/citation.cfm?id=951571
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/eurodac
>
dc:
title
A hierarchical approach to timing verification in CMOS VLSI design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document