Cycle precise core based hardware/software system simulation with predictable event propagation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/euromicro/PetrotHG97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/euromicro/PetrotHG97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alain_Greiner
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Denis_Hommais
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Fr%E2%88%9A%C2%A9d%E2%88%9A%C2%A9ric_P%E2%88%9A%C2%A9trot
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FEURMIC.1997.617257
>
foaf:
homepage
<
https://doi.org/10.1109/EURMIC.1997.617257
>
dc:
identifier
DBLP conf/euromicro/PetrotHG97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FEURMIC.1997.617257
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
Cycle precise core based hardware/software system simulation with predictable event propagation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alain_Greiner
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Denis_Hommais
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Fr%E2%88%9A%C2%A9d%E2%88%9A%C2%A9ric_P%E2%88%9A%C2%A9trot
>
swrc:
pages
182-187
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/euromicro/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/euromicro/PetrotHG97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/euromicro/PetrotHG97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/euromicro/euromicro1997.html#PetrotHG97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/EURMIC.1997.617257
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/euromicro
>
dc:
subject
high level synthesis; hardware software system simulation; predictable event propagation; cycle precise core based system simulator; communication; digital embedded systems; Mealy signals; communicating finite state machines; directed graph; FSM; combinational signals; compile-time; graph; topological sort; C; MIPS R3000; microprocessor core; memories; PI-Bus; Pentium 120
(xsd:string)
dc:
title
Cycle precise core based hardware/software system simulation with predictable event propagation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document