Sim-async: An Architectural Simulator for Asynchronous Processor Modeling Using Distribution Functions.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/europar/ColmenarGLHML06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/europar/ColmenarGLHML06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Guadalupe_Mi%E2%88%9A%C4%AAana
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_Ignacio_Hidalgo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_Manuel_Colmenar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Lanchares
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Oscar_Garnica
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sonia_L%E2%88%9A%E2%89%A5pez
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F11823285%5F51
>
foaf:
homepage
<
https://doi.org/10.1007/11823285_51
>
dc:
identifier
DBLP conf/europar/ColmenarGLHML06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F11823285%5F51
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
Sim-async: An Architectural Simulator for Asynchronous Processor Modeling Using Distribution Functions.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Guadalupe_Mi%E2%88%9A%C4%AAana
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_Ignacio_Hidalgo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_Manuel_Colmenar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Lanchares
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Oscar_Garnica
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sonia_L%E2%88%9A%E2%89%A5pez
>
swrc:
pages
495-505
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/europar/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/europar/ColmenarGLHML06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/europar/ColmenarGLHML06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/europar/europar2006.html#ColmenarGLHML06
>
rdfs:
seeAlso
<
https://doi.org/10.1007/11823285_51
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/europar
>
dc:
title
Sim-async: An Architectural Simulator for Asynchronous Processor Modeling Using Distribution Functions.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document