FPGA Implementation of a Low Latency and High SFDR Direct Digital Synthesizer for Resource-Efficient Quantum-Enhanced Communication.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ewdts/AnnafiantoJBUBP20
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ewdts/AnnafiantoJBUBP20
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/A._Battou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/H._Fatih_Ugurdag
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/I._A._Burenkov
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/M._V._Jabir
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/N._Fajar_R._Annafianto
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/S._V._Polyakov
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FEWDTS50664.2020.9225029
>
foaf:
homepage
<
https://doi.org/10.1109/EWDTS50664.2020.9225029
>
dc:
identifier
DBLP conf/ewdts/AnnafiantoJBUBP20
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FEWDTS50664.2020.9225029
(xsd:string)
dcterms:
issued
2020
(xsd:gYear)
rdfs:
label
FPGA Implementation of a Low Latency and High SFDR Direct Digital Synthesizer for Resource-Efficient Quantum-Enhanced Communication.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/A._Battou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/H._Fatih_Ugurdag
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/I._A._Burenkov
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/M._V._Jabir
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/N._Fajar_R._Annafianto
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/S._V._Polyakov
>
swrc:
pages
1-8
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ewdts/2020
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ewdts/AnnafiantoJBUBP20/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ewdts/AnnafiantoJBUBP20
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ewdts/ewdts2020.html#AnnafiantoJBUBP20
>
rdfs:
seeAlso
<
https://doi.org/10.1109/EWDTS50664.2020.9225029
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ewdts
>
dc:
title
FPGA Implementation of a Low Latency and High SFDR Direct Digital Synthesizer for Resource-Efficient Quantum-Enhanced Communication.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document