Fast and Efficient Implementation of Lightweight Crypto Algorithm PRESENT on FPGA through Processor Instruction Set Extension.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ewdts/VariciSIYGAIAU19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ewdts/VariciSIYGAIAU19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Abdullah_Varici
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Abdullah_Yildiz
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aydin_Aysu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Deniz_Iskender
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gurol_Saglam
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/H._Fatih_Ugurdag
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Seckin_Ipek
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sezer_G%E2%88%9A%E2%88%82ren_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/T._Baris_Aktemur
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FEWDTS.2019.8884397
>
foaf:
homepage
<
https://doi.org/10.1109/EWDTS.2019.8884397
>
dc:
identifier
DBLP conf/ewdts/VariciSIYGAIAU19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FEWDTS.2019.8884397
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Fast and Efficient Implementation of Lightweight Crypto Algorithm PRESENT on FPGA through Processor Instruction Set Extension.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Abdullah_Varici
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Abdullah_Yildiz
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aydin_Aysu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Deniz_Iskender
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gurol_Saglam
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/H._Fatih_Ugurdag
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Seckin_Ipek
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sezer_G%E2%88%9A%E2%88%82ren_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/T._Baris_Aktemur
>
swrc:
pages
1-5
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ewdts/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ewdts/VariciSIYGAIAU19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ewdts/VariciSIYGAIAU19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ewdts/ewdts2019.html#VariciSIYGAIAU19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/EWDTS.2019.8884397
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ewdts
>
dc:
title
Fast and Efficient Implementation of Lightweight Crypto Algorithm PRESENT on FPGA through Processor Instruction Set Extension.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document