Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fccm/ChoiNCABC12
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fccm/ChoiNCABC12
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andrew_Canis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jason_Helge_Anderson
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jongsok_Choi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Nam
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_Dean_Brown
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tomasz_S._Czajkowski
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FFCCM.2012.13
>
foaf:
homepage
<
https://doi.org/10.1109/FCCM.2012.13
>
dc:
identifier
DBLP conf/fccm/ChoiNCABC12
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FFCCM.2012.13
(xsd:string)
dcterms:
issued
2012
(xsd:gYear)
rdfs:
label
Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andrew_Canis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jason_Helge_Anderson
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jongsok_Choi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kevin_Nam
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stephen_Dean_Brown
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tomasz_S._Czajkowski
>
swrc:
pages
17-24
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fccm/2012
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fccm/ChoiNCABC12/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fccm/ChoiNCABC12
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fccm/fccm2012.html#ChoiNCABC12
>
rdfs:
seeAlso
<
https://doi.org/10.1109/FCCM.2012.13
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fccm
>
dc:
title
Impact of Cache Architecture and Interface on Performance and Area of FPGA-Based Processor/Parallel-Accelerator Systems.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document