Accelerating Interconnect Analysis Using High-Level HDLs and FPGA, SpiNNaker as a Case Study.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fccm/GhasempourHNPGL15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fccm/GhasempourHNPGL15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Javier_Navaridas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jim_D._Garside
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jonathan_Heathcote
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luis_A._Plana
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mikel_Luj%E2%88%9A%C2%B0n
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mohsen_Ghasempour
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FFCCM.2015.47
>
foaf:
homepage
<
https://doi.org/10.1109/FCCM.2015.47
>
dc:
identifier
DBLP conf/fccm/GhasempourHNPGL15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FFCCM.2015.47
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
Accelerating Interconnect Analysis Using High-Level HDLs and FPGA, SpiNNaker as a Case Study.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Javier_Navaridas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jim_D._Garside
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jonathan_Heathcote
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luis_A._Plana
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mikel_Luj%E2%88%9A%C2%B0n
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mohsen_Ghasempour
>
swrc:
pages
96
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fccm/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fccm/GhasempourHNPGL15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fccm/GhasempourHNPGL15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fccm/fccm2015.html#GhasempourHNPGL15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/FCCM.2015.47
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fccm
>
dc:
title
Accelerating Interconnect Analysis Using High-Level HDLs and FPGA, SpiNNaker as a Case Study.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document