Evaluating the impact of using multiple-metal layers on the layout area of switch blocks for tile-based FPGAs in FinFET 7nm.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fccm/SaniRY22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fccm/SaniRY22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anas_Razzaq
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andy_Gean_Ye
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sajjad_Rostami_Sani
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FFCCM53951.2022.9786176
>
foaf:
homepage
<
https://doi.org/10.1109/FCCM53951.2022.9786176
>
dc:
identifier
DBLP conf/fccm/SaniRY22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FFCCM53951.2022.9786176
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
Evaluating the impact of using multiple-metal layers on the layout area of switch blocks for tile-based FPGAs in FinFET 7nm.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anas_Razzaq
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andy_Gean_Ye
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sajjad_Rostami_Sani
>
swrc:
pages
1-9
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fccm/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fccm/SaniRY22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fccm/SaniRY22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fccm/fccm2022.html#SaniRY22
>
rdfs:
seeAlso
<
https://doi.org/10.1109/FCCM53951.2022.9786176
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fccm
>
dc:
title
Evaluating the impact of using multiple-metal layers on the layout area of switch blocks for tile-based FPGAs in FinFET 7nm.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document