[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/fmcad/Hanna98>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/F._Keith_Hanna>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1007%2F3-540-49519-3%5F10>
foaf:homepage <https://doi.org/10.1007/3-540-49519-3_10>
dc:identifier DBLP conf/fmcad/Hanna98 (xsd:string)
dc:identifier DOI doi.org%2F10.1007%2F3-540-49519-3%5F10 (xsd:string)
dcterms:issued 1998 (xsd:gYear)
rdfs:label Automatic Verification of Mixed-Level Logic Circuits. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/F._Keith_Hanna>
swrc:pages 133-166 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/fmcad/1998>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/fmcad/Hanna98/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/fmcad/Hanna98>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/fmcad/fmcad1998.html#Hanna98>
rdfs:seeAlso <https://doi.org/10.1007/3-540-49519-3_10>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/fmcad>
dc:title Automatic Verification of Mixed-Level Logic Circuits. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document