Making area-performance tradeoffs at the high level using the AccelFPGA compiler for FPGAs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/BanerjeeSUHNKBPTA03
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/BanerjeeSUHNKBPTA03
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anshuman_Nayak
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Debabrata_Bagchi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Ramon_Uribe
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Malay_Haldar
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nikhil_Tripathi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Prithviraj_Banerjee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Anderson
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Satrajit_Pal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Victor_Kim
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vikram_Saxena
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F611817.611854
>
foaf:
homepage
<
https://doi.org/10.1145/611817.611854
>
dc:
identifier
DBLP conf/fpga/BanerjeeSUHNKBPTA03
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F611817.611854
(xsd:string)
dcterms:
issued
2003
(xsd:gYear)
rdfs:
label
Making area-performance tradeoffs at the high level using the AccelFPGA compiler for FPGAs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anshuman_Nayak
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Debabrata_Bagchi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Juan_Ramon_Uribe
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Malay_Haldar
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nikhil_Tripathi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Prithviraj_Banerjee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Robert_Anderson
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Satrajit_Pal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Victor_Kim
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vikram_Saxena
>
swrc:
pages
237
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2003
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/BanerjeeSUHNKBPTA03/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/BanerjeeSUHNKBPTA03
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2003.html#BanerjeeSUHNKBPTA03
>
rdfs:
seeAlso
<
https://doi.org/10.1145/611817.611854
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
title
Making area-performance tradeoffs at the high level using the AccelFPGA compiler for FPGAs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document