Application-specific instruction generation for configurable processor architectures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/CongFHZ04
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/CongFHZ04
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Guoling_Han
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jason_Cong
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yiping_Fan
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhiru_Zhang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F968280.968307
>
foaf:
homepage
<
https://doi.org/10.1145/968280.968307
>
dc:
identifier
DBLP conf/fpga/CongFHZ04
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F968280.968307
(xsd:string)
dcterms:
issued
2004
(xsd:gYear)
rdfs:
label
Application-specific instruction generation for configurable processor architectures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Guoling_Han
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jason_Cong
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yiping_Fan
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhiru_Zhang
>
swrc:
pages
183-189
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2004
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/CongFHZ04/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/CongFHZ04
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2004.html#CongFHZ04
>
rdfs:
seeAlso
<
https://doi.org/10.1145/968280.968307
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
subject
ASIP, binate covering, compilation, configurable processor, technology mapping
(xsd:string)
dc:
title
Application-specific instruction generation for configurable processor architectures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document