[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/fpga/DaiVSPPTPMKA10>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Akhilesh_Kumar>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Aniruddha_S._Vaidya>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Dongkook_Park>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Donglai_Dai>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Elmar_Maas>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Hariharan_L._Thantry>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mani_Azimi>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ralf_Plate>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Roy_Saharoy>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Seungjoon_Park>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1723112.1723191>
foaf:homepage <https://doi.org/10.1145/1723112.1723191>
dc:identifier DBLP conf/fpga/DaiVSPPTPMKA10 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1723112.1723191 (xsd:string)
dcterms:issued 2010 (xsd:gYear)
rdfs:label FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only). (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Akhilesh_Kumar>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Aniruddha_S._Vaidya>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Dongkook_Park>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Donglai_Dai>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Elmar_Maas>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Hariharan_L._Thantry>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mani_Azimi>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ralf_Plate>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Roy_Saharoy>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Seungjoon_Park>
swrc:pages 293 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2010>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/fpga/DaiVSPPTPMKA10/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/fpga/DaiVSPPTPMKA10>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/fpga/fpga2010.html#DaiVSPPTPMKA10>
rdfs:seeAlso <https://doi.org/10.1145/1723112.1723191>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/fpga>
dc:subject fpga, on-chip interconnect, router architecture, routing algorithm (xsd:string)
dc:title FPGA-based prototyping of a 2D MESH / TORUS on-chip interconnect (abstract only). (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document