RapidStream: Parallel Physical Implementation of FPGA HLS Designs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/GuoMZ00CQKZC22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/GuoMZ00CQKZC22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alireza_Kaviani
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chris_Lavin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jason_Cong
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Wang_0022
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Licheng_Guo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pongstorn_Maidee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Weikang_Qiao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yun_Zhou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuze_Chi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhiru_Zhang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3490422.3502361
>
foaf:
homepage
<
https://doi.org/10.1145/3490422.3502361
>
dc:
identifier
DBLP conf/fpga/GuoMZ00CQKZC22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3490422.3502361
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
RapidStream: Parallel Physical Implementation of FPGA HLS Designs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alireza_Kaviani
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chris_Lavin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jason_Cong
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Wang_0022
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Licheng_Guo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pongstorn_Maidee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Weikang_Qiao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yun_Zhou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuze_Chi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhiru_Zhang
>
swrc:
pages
1-12
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/GuoMZ00CQKZC22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/GuoMZ00CQKZC22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2022.html#GuoMZ00CQKZC22
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3490422.3502361
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
title
RapidStream: Parallel Physical Implementation of FPGA HLS Designs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document