A High Throughput Multi-bit-width 3D Systolic Accelerator for NAS Optimized Deep Neural Networks on FPGA.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/HuangLCYLLYLYM22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/HuangLCYLLYLYM22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Changhai_Man
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hao_Yu_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Junyi_Luo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kai_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mingqiang_Huang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Qiufeng_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Quan_Cheng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shuxin_Yang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yucen_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhengke_Yang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3490422.3502343
>
foaf:
homepage
<
https://doi.org/10.1145/3490422.3502343
>
dc:
identifier
DBLP conf/fpga/HuangLCYLLYLYM22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3490422.3502343
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
A High Throughput Multi-bit-width 3D Systolic Accelerator for NAS Optimized Deep Neural Networks on FPGA.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Changhai_Man
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hao_Yu_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Junyi_Luo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kai_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mingqiang_Huang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Qiufeng_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Quan_Cheng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shuxin_Yang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yucen_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhengke_Yang
>
swrc:
pages
50
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/HuangLCYLLYLYM22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/HuangLCYLLYLYM22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2022.html#HuangLCYLLYLYM22
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3490422.3502343
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
title
A High Throughput Multi-bit-width 3D Systolic Accelerator for NAS Optimized Deep Neural Networks on FPGA.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document