Interconnect enhancements for a high-speed PLD architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/HuttonCKMNPPPSS02
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/HuttonCKMNPPPSS02
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bruce_Pedersen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jay_Schleicher
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jim_Park
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michael_D._Hutton
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Kazarian
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rakesh_H._Patel
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sergey_Y._Shumarayev
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tony_Ngai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Victor_Maruri
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Vinson_Chan
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F503048.503050
>
foaf:
homepage
<
https://doi.org/10.1145/503048.503050
>
dc:
identifier
DBLP conf/fpga/HuttonCKMNPPPSS02
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F503048.503050
(xsd:string)
dcterms:
issued
2002
(xsd:gYear)
rdfs:
label
Interconnect enhancements for a high-speed PLD architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bruce_Pedersen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jay_Schleicher
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jim_Park
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michael_D._Hutton
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Kazarian
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rakesh_H._Patel
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sergey_Y._Shumarayev
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tony_Ngai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Victor_Maruri
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Vinson_Chan
>
swrc:
pages
3-10
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2002
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/HuttonCKMNPPPSS02/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/HuttonCKMNPPPSS02
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2002.html#HuttonCKMNPPPSS02
>
rdfs:
seeAlso
<
https://doi.org/10.1145/503048.503050
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
subject
FPGA, architecture, interconnect, programmable logic
(xsd:string)
dc:
title
Interconnect enhancements for a high-speed PLD architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document