[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/fpga/KapreY16>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Deheng_Ye>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Nachiket_Kapre>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F2847263.2847266>
foaf:homepage <https://doi.org/10.1145/2847263.2847266>
dc:identifier DBLP conf/fpga/KapreY16 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F2847263.2847266 (xsd:string)
dcterms:issued 2016 (xsd:gYear)
rdfs:label GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Deheng_Ye>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Nachiket_Kapre>
swrc:pages 185-194 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2016>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/fpga/KapreY16/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/fpga/KapreY16>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/fpga/fpga2016.html#KapreY16>
rdfs:seeAlso <https://doi.org/10.1145/2847263.2847266>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/fpga>
dc:title GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document