A multilevel hierarchical interconnection structure for FPGA.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/MrabetMSM06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/MrabetMSM06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Habib_Mehrez
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hayder_Mrabet
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pierre_Souillot
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zied_Marrakchi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1117201.1117239
>
foaf:
homepage
<
https://doi.org/10.1145/1117201.1117239
>
dc:
identifier
DBLP conf/fpga/MrabetMSM06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1117201.1117239
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
A multilevel hierarchical interconnection structure for FPGA.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Habib_Mehrez
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hayder_Mrabet
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pierre_Souillot
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zied_Marrakchi
>
swrc:
pages
225
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/MrabetMSM06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/MrabetMSM06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2006.html#MrabetMSM06
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1117201.1117239
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
title
A multilevel hierarchical interconnection structure for FPGA.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document