[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/fpga/PadaliaFBER03>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Aaron_Egier>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jonathan_Rose>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ketan_Padalia>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mark_Bourgeault>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Ryan_Fung>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F611817.611842>
foaf:homepage <https://doi.org/10.1145/611817.611842>
dc:identifier DBLP conf/fpga/PadaliaFBER03 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F611817.611842 (xsd:string)
dcterms:issued 2003 (xsd:gYear)
rdfs:label Automatic transistor and physical design of FPGA tiles from an architectural specification. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Aaron_Egier>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jonathan_Rose>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ketan_Padalia>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mark_Bourgeault>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Ryan_Fung>
swrc:pages 164-172 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2003>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/fpga/PadaliaFBER03/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/fpga/PadaliaFBER03>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/fpga/fpga2003.html#PadaliaFBER03>
rdfs:seeAlso <https://doi.org/10.1145/611817.611842>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/fpga>
dc:subject FPGA, PLD, automatic layout, programmable logic (xsd:string)
dc:title Automatic transistor and physical design of FPGA tiles from an architectural specification. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document