[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/fpga/SedcoleWC08>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Justin_S._J._Wong>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/N._Pete_Sedcole>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Peter_Y._K._Cheung>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1344671.1344713>
foaf:homepage <https://doi.org/10.1145/1344671.1344713>
dc:identifier DBLP conf/fpga/SedcoleWC08 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1344671.1344713 (xsd:string)
dcterms:issued 2008 (xsd:gYear)
rdfs:label Measuring and modeling FPGA clock variability. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Justin_S._J._Wong>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/N._Pete_Sedcole>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Peter_Y._K._Cheung>
swrc:pages 258 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2008>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/fpga/SedcoleWC08/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/fpga/SedcoleWC08>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/fpga/fpga2008.html#SedcoleWC08>
rdfs:seeAlso <https://doi.org/10.1145/1344671.1344713>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/fpga>
dc:subject FPGA, clock skew, modeling, process variation, within-die variability (xsd:string)
dc:title Measuring and modeling FPGA clock variability. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document