[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/fpga/Shelar20>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rupesh_S._Shelar>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F3373087.3375356>
foaf:homepage <https://doi.org/10.1145/3373087.3375356>
dc:identifier DBLP conf/fpga/Shelar20 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F3373087.3375356 (xsd:string)
dcterms:issued 2020 (xsd:gYear)
rdfs:label An Algorithm for Delay Optimal Logic Replication for FPGAs Accounting for Combinational Loops. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rupesh_S._Shelar>
swrc:pages 323 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2020>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/fpga/Shelar20/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/fpga/Shelar20>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/fpga/fpga2020.html#Shelar20>
rdfs:seeAlso <https://doi.org/10.1145/3373087.3375356>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/fpga>
dc:title An Algorithm for Delay Optimal Logic Replication for FPGAs Accounting for Combinational Loops. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document