[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/fpga/Smith07>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Scott_C._Smith>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1216919.1216922>
foaf:homepage <https://doi.org/10.1145/1216919.1216922>
dc:identifier DBLP conf/fpga/Smith07 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1216919.1216922 (xsd:string)
dcterms:issued 2007 (xsd:gYear)
rdfs:label Design of a logic element for implementing an asynchronous FPGA. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Scott_C._Smith>
swrc:pages 13-22 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2007>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/fpga/Smith07/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/fpga/Smith07>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/fpga/fpga2007.html#Smith07>
rdfs:seeAlso <https://doi.org/10.1145/1216919.1216922>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/fpga>
dc:subject NULL convention logic (NCL), asynchronous logic design, delay-insensitive circuits, field programmable gate array (FPGA), reconfigurable logic (xsd:string)
dc:title Design of a logic element for implementing an asynchronous FPGA. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document