A physical retiming algorithm for field programmable gate arrays.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/SuarisWGC03
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/SuarisWGC03
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Dongsheng_Wang_0012
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nan-Chi_Chou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Pei-Ning_Guo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Suaris
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F611817.611880
>
foaf:
homepage
<
https://doi.org/10.1145/611817.611880
>
dc:
identifier
DBLP conf/fpga/SuarisWGC03
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F611817.611880
(xsd:string)
dcterms:
issued
2003
(xsd:gYear)
rdfs:
label
A physical retiming algorithm for field programmable gate arrays.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Dongsheng_Wang_0012
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nan-Chi_Chou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Pei-Ning_Guo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Suaris
>
swrc:
pages
247
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2003
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/SuarisWGC03/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/SuarisWGC03
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2003.html#SuarisWGC03
>
rdfs:
seeAlso
<
https://doi.org/10.1145/611817.611880
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
title
A physical retiming algorithm for field programmable gate arrays.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document