Cross-FPGA Power Estimation from High Level Synthesis via Transfer-Learning.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/WeiASJ24
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/WeiASJ24
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aman_Arora
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Emily_Shriver
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lizy_Kurian_John
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhigang_Wei
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3626202.3637621
>
foaf:
homepage
<
https://doi.org/10.1145/3626202.3637621
>
dc:
identifier
DBLP conf/fpga/WeiASJ24
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3626202.3637621
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
rdfs:
label
Cross-FPGA Power Estimation from High Level Synthesis via Transfer-Learning.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aman_Arora
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Emily_Shriver
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lizy_Kurian_John
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhigang_Wei
>
swrc:
pages
187
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2024
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/WeiASJ24/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/WeiASJ24
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2024.html#WeiASJ24
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3626202.3637621
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
title
Cross-FPGA Power Estimation from High Level Synthesis via Transfer-Learning.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document