E4SA: An Ultra-Efficient Systolic Array Architecture for 4-Bit Convolutional Neural Networks.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/Yang0FZZXL24
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/Yang0FZZXL24
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Geng_Yang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jiaqing_Zhang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Lei_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Junrong_Zhang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Weiying_Xie
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yunsong_Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhenman_Fang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3626202.3637585
>
foaf:
homepage
<
https://doi.org/10.1145/3626202.3637585
>
dc:
identifier
DBLP conf/fpga/Yang0FZZXL24
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3626202.3637585
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
rdfs:
label
E4SA: An Ultra-Efficient Systolic Array Architecture for 4-Bit Convolutional Neural Networks.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Geng_Yang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jiaqing_Zhang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Lei_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Junrong_Zhang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Weiying_Xie
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yunsong_Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhenman_Fang
>
swrc:
pages
183
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2024
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/Yang0FZZXL24/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/Yang0FZZXL24
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2024.html#Yang0FZZXL24
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3626202.3637585
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
title
E4SA: An Ultra-Efficient Systolic Array Architecture for 4-Bit Convolutional Neural Networks.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document