SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpga/ZhuangYJHJH0024
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpga/ZhuangYJHJH0024
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alex_K._Jones
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Heng_Huang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jingtong_Hu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jinming_Zhuang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peipei_Zhou_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shixin_Ji
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yiyu_Shi_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhuoping_Yang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3626202.3637569
>
foaf:
homepage
<
https://doi.org/10.1145/3626202.3637569
>
dc:
identifier
DBLP conf/fpga/ZhuangYJHJH0024
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3626202.3637569
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
rdfs:
label
SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alex_K._Jones
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Heng_Huang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jingtong_Hu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jinming_Zhuang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peipei_Zhou_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shixin_Ji
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yiyu_Shi_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhuoping_Yang
>
swrc:
pages
55-66
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpga/2024
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpga/ZhuangYJHJH0024/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpga/ZhuangYJHJH0024
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpga/fpga2024.html#ZhuangYJHJH0024
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3626202.3637569
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpga
>
dc:
title
SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document