Design and Implementation of a Novel FIR Filter Architecture with Boundary Handling on Xilinx VIRTEX FPGAs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpl/BenkridBC03
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpl/BenkridBC03
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Abdsamad_Benkrid
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Danny_Crookes
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Khaled_Benkrid
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-540-45234-8%5F54
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-540-45234-8_54
>
dc:
identifier
DBLP conf/fpl/BenkridBC03
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-540-45234-8%5F54
(xsd:string)
dcterms:
issued
2003
(xsd:gYear)
rdfs:
label
Design and Implementation of a Novel FIR Filter Architecture with Boundary Handling on Xilinx VIRTEX FPGAs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Abdsamad_Benkrid
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Danny_Crookes
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Khaled_Benkrid
>
swrc:
pages
553-564
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpl/2003
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpl/BenkridBC03/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpl/BenkridBC03
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpl/fpl2003.html#BenkridBC03
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-540-45234-8_54
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpl
>
dc:
title
Design and Implementation of a Novel FIR Filter Architecture with Boundary Handling on Xilinx VIRTEX FPGAs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document