Memory Access Schemes for Configurable Processors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpl/LangeK00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpl/LangeK00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Andreas_Koch_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Holger_Lange
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F3-540-44614-1%5F66
>
foaf:
homepage
<
https://doi.org/10.1007/3-540-44614-1_66
>
dc:
identifier
DBLP conf/fpl/LangeK00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F3-540-44614-1%5F66
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
Memory Access Schemes for Configurable Processors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Andreas_Koch_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Holger_Lange
>
swrc:
pages
615-625
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpl/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpl/LangeK00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpl/LangeK00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpl/fpl2000.html#LangeK00
>
rdfs:
seeAlso
<
https://doi.org/10.1007/3-540-44614-1_66
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpl
>
dc:
title
Memory Access Schemes for Configurable Processors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document