Technology mapping of LUT based FPGAs for delay optimisation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpl/LinDL97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpl/LinDL97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Aiguo_Lu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Erik_L._Dagless
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaochun_Lin
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F3-540-63465-7%5F229
>
foaf:
homepage
<
https://doi.org/10.1007/3-540-63465-7_229
>
dc:
identifier
DBLP conf/fpl/LinDL97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F3-540-63465-7%5F229
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
Technology mapping of LUT based FPGAs for delay optimisation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Aiguo_Lu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Erik_L._Dagless
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaochun_Lin
>
swrc:
pages
245-254
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpl/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpl/LinDL97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpl/LinDL97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpl/fpl1997.html#LinDL97
>
rdfs:
seeAlso
<
https://doi.org/10.1007/3-540-63465-7_229
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpl
>
dc:
title
Technology mapping of LUT based FPGAs for delay optimisation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document