An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpl/MaCVS17
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpl/MaCVS17
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jae-sun_Seo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sarma_B._K._Vrudhula
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yu_Cao_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yufei_Ma_0002
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.23919%2FFPL.2017.8056824
>
foaf:
homepage
<
https://doi.org/10.23919/FPL.2017.8056824
>
dc:
identifier
DBLP conf/fpl/MaCVS17
(xsd:string)
dc:
identifier
DOI doi.org%2F10.23919%2FFPL.2017.8056824
(xsd:string)
dcterms:
issued
2017
(xsd:gYear)
rdfs:
label
An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jae-sun_Seo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sarma_B._K._Vrudhula
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yu_Cao_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yufei_Ma_0002
>
swrc:
pages
1-8
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpl/2017
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpl/MaCVS17/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpl/MaCVS17
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpl/fpl2017.html#MaCVS17
>
rdfs:
seeAlso
<
https://doi.org/10.23919/FPL.2017.8056824
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpl
>
dc:
title
An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document