A Coarse Grain Reconfigurable Processor Architecture for Stream Processing Engine.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpl/MiyoshiKTY11
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpl/MiyoshiKTY11
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hideyuki_Kawashima
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Takefumi_Miyoshi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tsutomu_Yoshinaga
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuta_Terada
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FFPL.2011.97
>
foaf:
homepage
<
https://doi.org/10.1109/FPL.2011.97
>
dc:
identifier
DBLP conf/fpl/MiyoshiKTY11
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FFPL.2011.97
(xsd:string)
dcterms:
issued
2011
(xsd:gYear)
rdfs:
label
A Coarse Grain Reconfigurable Processor Architecture for Stream Processing Engine.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hideyuki_Kawashima
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Takefumi_Miyoshi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tsutomu_Yoshinaga
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuta_Terada
>
swrc:
pages
490-495
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpl/2011
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpl/MiyoshiKTY11/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpl/MiyoshiKTY11
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpl/fpl2011.html#MiyoshiKTY11
>
rdfs:
seeAlso
<
https://doi.org/10.1109/FPL.2011.97
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpl
>
dc:
subject
Reconfigurable Processor, Stream Processing Engine
(xsd:string)
dc:
title
A Coarse Grain Reconfigurable Processor Architecture for Stream Processing Engine.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document