Accelerating SpMV on FPGAs Through Block-Row Compress: A Task-Based Approach.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpl/OliverACMDA23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpl/OliverACMDA23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Carlos_%E2%88%9A%C4%80lvarez_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Eduard_Ayguad%E2%88%9A%C2%A9
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/John_D._Davis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_Oliver_0002
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Teresa_Cervero
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xavier_Martorell
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FFPL60245.2023.00029
>
foaf:
homepage
<
https://doi.org/10.1109/FPL60245.2023.00029
>
dc:
identifier
DBLP conf/fpl/OliverACMDA23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FFPL60245.2023.00029
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
Accelerating SpMV on FPGAs Through Block-Row Compress: A Task-Based Approach.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Carlos_%E2%88%9A%C4%80lvarez_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Eduard_Ayguad%E2%88%9A%C2%A9
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/John_D._Davis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jos%E2%88%9A%C2%A9_Oliver_0002
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Teresa_Cervero
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xavier_Martorell
>
swrc:
pages
151-158
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpl/2023
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpl/OliverACMDA23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpl/OliverACMDA23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpl/fpl2023.html#OliverACMDA23
>
rdfs:
seeAlso
<
https://doi.org/10.1109/FPL60245.2023.00029
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpl
>
dc:
title
Accelerating SpMV on FPGAs Through Block-Row Compress: A Task-Based Approach.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document