Evaluating high-level design strategies on FPGAs for high-performance computing.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpl/PodobasZMM17
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpl/PodobasZMM17
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Artur_Podobas
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hamid_Reza_Zohouri
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Naoya_Maruyama
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Satoshi_Matsuoka
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.23919%2FFPL.2017.8056756
>
foaf:
homepage
<
https://doi.org/10.23919/FPL.2017.8056756
>
dc:
identifier
DBLP conf/fpl/PodobasZMM17
(xsd:string)
dc:
identifier
DOI doi.org%2F10.23919%2FFPL.2017.8056756
(xsd:string)
dcterms:
issued
2017
(xsd:gYear)
rdfs:
label
Evaluating high-level design strategies on FPGAs for high-performance computing.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Artur_Podobas
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hamid_Reza_Zohouri
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Naoya_Maruyama
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Satoshi_Matsuoka
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpl/2017
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpl/PodobasZMM17/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpl/PodobasZMM17
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpl/fpl2017.html#PodobasZMM17
>
rdfs:
seeAlso
<
https://doi.org/10.23919/FPL.2017.8056756
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpl
>
dc:
title
Evaluating high-level design strategies on FPGAs for high-performance computing.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document