Exploring compact design on high throughput coarse grained reconfigurable architectures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpl/TanigawaZUH08
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpl/TanigawaZUH08
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kazuya_Tanigawa
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Takuro_Uchida
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tetsuo_Hironaka
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tetsuya_Zuyama
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FFPL.2008.4630004
>
foaf:
homepage
<
https://doi.org/10.1109/FPL.2008.4630004
>
dc:
identifier
DBLP conf/fpl/TanigawaZUH08
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FFPL.2008.4630004
(xsd:string)
dcterms:
issued
2008
(xsd:gYear)
rdfs:
label
Exploring compact design on high throughput coarse grained reconfigurable architectures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kazuya_Tanigawa
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Takuro_Uchida
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tetsuo_Hironaka
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tetsuya_Zuyama
>
swrc:
pages
543-546
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpl/2008
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpl/TanigawaZUH08/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpl/TanigawaZUH08
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpl/fpl2008.html#TanigawaZUH08
>
rdfs:
seeAlso
<
https://doi.org/10.1109/FPL.2008.4630004
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpl
>
dc:
title
Exploring compact design on high throughput coarse grained reconfigurable architectures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document