Implementing Processor Arrays on FPGAs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpl/Vassanyi98
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpl/Vassanyi98
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Istv%E2%88%9A%C2%B0n_Vass%E2%88%9A%C2%B0nyi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2FBFb0055278
>
foaf:
homepage
<
https://doi.org/10.1007/BFb0055278
>
dc:
identifier
DBLP conf/fpl/Vassanyi98
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2FBFb0055278
(xsd:string)
dcterms:
issued
1998
(xsd:gYear)
rdfs:
label
Implementing Processor Arrays on FPGAs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Istv%E2%88%9A%C2%B0n_Vass%E2%88%9A%C2%B0nyi
>
swrc:
pages
446-450
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpl/1998
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpl/Vassanyi98/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpl/Vassanyi98
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpl/fpl1998.html#Vassanyi98
>
rdfs:
seeAlso
<
https://doi.org/10.1007/BFb0055278
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpl
>
dc:
title
Implementing Processor Arrays on FPGAs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document