FPGA-based MSB-first bit-serial variable block size motion estimation processor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpt/LiL06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpt/LiL06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Brian_M._H._Li
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Philip_Heng_Wai_Leong
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FFPT.2006.270308
>
foaf:
homepage
<
https://doi.org/10.1109/FPT.2006.270308
>
dc:
identifier
DBLP conf/fpt/LiL06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FFPT.2006.270308
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
FPGA-based MSB-first bit-serial variable block size motion estimation processor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Brian_M._H._Li
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Philip_Heng_Wai_Leong
>
swrc:
pages
165-172
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpt/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpt/LiL06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpt/LiL06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpt/fpt2006.html#LiL06
>
rdfs:
seeAlso
<
https://doi.org/10.1109/FPT.2006.270308
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpt
>
dc:
title
FPGA-based MSB-first bit-serial variable block size motion estimation processor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document