Parallelized Technology Mapping to General PLBs by Adaptive Circuit Partitioning.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/fpt/WangYLW21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/fpt/WangYLW21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lingli_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Moucheng_Yang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoxi_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhen_Li
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FICFPT52863.2021.9609877
>
foaf:
homepage
<
https://doi.org/10.1109/ICFPT52863.2021.9609877
>
dc:
identifier
DBLP conf/fpt/WangYLW21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FICFPT52863.2021.9609877
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
Parallelized Technology Mapping to General PLBs by Adaptive Circuit Partitioning.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lingli_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Moucheng_Yang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoxi_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhen_Li
>
swrc:
pages
1-5
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/fpt/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/fpt/WangYLW21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/fpt/WangYLW21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/fpt/icfpt2021.html#WangYLW21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ICFPT52863.2021.9609877
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/fpt
>
dc:
title
Parallelized Technology Mapping to General PLBs by Adaptive Circuit Partitioning.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document