Thumbnail rectilinear Steiner trees.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/GanleyC95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/GanleyC95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/James_P._Cohoon
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Joseph_L._Ganley
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FGLSV.1995.516022
>
foaf:
homepage
<
https://doi.org/10.1109/GLSV.1995.516022
>
dc:
identifier
DBLP conf/glvlsi/GanleyC95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FGLSV.1995.516022
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
rdfs:
label
Thumbnail rectilinear Steiner trees.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/James_P._Cohoon
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Joseph_L._Ganley
>
swrc:
pages
46-49
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/1995
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/glvlsi/GanleyC95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/glvlsi/GanleyC95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi1995.html#GanleyC95
>
rdfs:
seeAlso
<
https://doi.org/10.1109/GLSV.1995.516022
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/glvlsi
>
dc:
subject
trees (mathematics); VLSI; network routing; circuit layout CAD; field programmable gate arrays; network topology; logic CAD; dynamic programming; full-set decomposition algorithm; minimum-length set; line segments; thumbnail rectilinear Steiner tree problem; VLSI placement algorithms; geometric partitioning; global routing; field-programmable gate arrays
(xsd:string)
dc:
title
Thumbnail rectilinear Steiner trees.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document