[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/GentiliniSD07>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Alexander_Dreyer>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Klaus_Schneider_0001>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Raffaella_Gentilini>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F1228784.1228899>
foaf:homepage <https://doi.org/10.1145/1228784.1228899>
dc:identifier DBLP conf/glvlsi/GentiliniSD07 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F1228784.1228899 (xsd:string)
dcterms:issued 2007 (xsd:gYear)
rdfs:label Three-valued automated reasoning on analog properties. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Alexander_Dreyer>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Klaus_Schneider_0001>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Raffaella_Gentilini>
swrc:pages 485-488 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/2007>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/glvlsi/GentiliniSD07/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/glvlsi/GentiliniSD07>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2007.html#GentiliniSD07>
rdfs:seeAlso <https://doi.org/10.1145/1228784.1228899>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/glvlsi>
dc:subject (multi valued) temporal logics & model checking, analog circuits, interval arithmetic (xsd:string)
dc:title Three-valued automated reasoning on analog properties. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document