A first look at the interplay of code reordering and configurable caches.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/Gordon-RossVD05
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/Gordon-RossVD05
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ann_Gordon-Ross
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Frank_Vahid
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nikil_D._Dutt
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F1057661.1057760
>
foaf:
homepage
<
https://doi.org/10.1145/1057661.1057760
>
dc:
identifier
DBLP conf/glvlsi/Gordon-RossVD05
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F1057661.1057760
(xsd:string)
dcterms:
issued
2005
(xsd:gYear)
rdfs:
label
A first look at the interplay of code reordering and configurable caches.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ann_Gordon-Ross
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Frank_Vahid
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nikil_D._Dutt
>
swrc:
pages
416-421
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/2005
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/glvlsi/Gordon-RossVD05/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/glvlsi/Gordon-RossVD05
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2005.html#Gordon-RossVD05
>
rdfs:
seeAlso
<
https://doi.org/10.1145/1057661.1057760
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/glvlsi
>
dc:
subject
architecture tuning, cache exploration, cache hierarchy, cache optimization, code layout, code reordering, code reorganization, configurable cache, low energy, low power
(xsd:string)
dc:
title
A first look at the interplay of code reordering and configurable caches.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document