[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/GrodsteinRTSLBBBDGLLNSSYM02>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Brian_Lilly>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Dan_Bailey>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Daniel_E._Dever>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/David_Bertucci>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Emily_Shriver>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Gabriel_P._Bischoff>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Joel_Grodstein>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Krishna_Nagalla>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Linda_Shattuck>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mike_Gowan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rachid_Rayess>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Rahul_Shah_0004>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Roy_Lane>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Shannon_V._Morton>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Shi-Huang_Yin>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sue_Lowell>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Tad_Truex>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1145%2F505306.505308>
foaf:homepage <https://doi.org/10.1145/505306.505308>
dc:identifier DBLP conf/glvlsi/GrodsteinRTSLBBBDGLLNSSYM02 (xsd:string)
dc:identifier DOI doi.org%2F10.1145%2F505306.505308 (xsd:string)
dcterms:issued 2002 (xsd:gYear)
rdfs:label Power and CAD considerations for the 1.75mbyte, 1.2ghz L2 cache on the alpha 21364 CPU. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Brian_Lilly>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Dan_Bailey>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Daniel_E._Dever>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/David_Bertucci>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Emily_Shriver>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Gabriel_P._Bischoff>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Joel_Grodstein>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Krishna_Nagalla>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Linda_Shattuck>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mike_Gowan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rachid_Rayess>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Rahul_Shah_0004>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Roy_Lane>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Shannon_V._Morton>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Shi-Huang_Yin>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sue_Lowell>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Tad_Truex>
swrc:pages 1-6 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/2002>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/glvlsi/GrodsteinRTSLBBBDGLLNSSYM02/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/glvlsi/GrodsteinRTSLBBBDGLLNSSYM02>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2002.html#GrodsteinRTSLBBBDGLLNSSYM02>
rdfs:seeAlso <https://doi.org/10.1145/505306.505308>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/glvlsi>
dc:subject CPU, cache memory, logic verification, low-power, timing verification (xsd:string)
dc:title Power and CAD considerations for the 1.75mbyte, 1.2ghz L2 cache on the alpha 21364 CPU. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document