XNOR-SRAM: In-Bitcell Computing SRAM Macro based on Resistive Computing Mechanism.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/JiangYSS19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/JiangYSS19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jae-sun_Seo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Mingoo_Seok
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shihui_Yin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhewei_Jiang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1145%2F3299874.3319458
>
foaf:
homepage
<
https://doi.org/10.1145/3299874.3319458
>
dc:
identifier
DBLP conf/glvlsi/JiangYSS19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1145%2F3299874.3319458
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
XNOR-SRAM: In-Bitcell Computing SRAM Macro based on Resistive Computing Mechanism.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jae-sun_Seo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Mingoo_Seok
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shihui_Yin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhewei_Jiang
>
swrc:
pages
417-422
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/glvlsi/JiangYSS19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/glvlsi/JiangYSS19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2019.html#JiangYSS19
>
rdfs:
seeAlso
<
https://doi.org/10.1145/3299874.3319458
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/glvlsi
>
dc:
title
XNOR-SRAM: In-Bitcell Computing SRAM Macro based on Resistive Computing Mechanism.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document