Gate level representation of ECL circuits for fault modeling.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/MenonJM91
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/glvlsi/MenonJM91
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anura_P._Jayasumana
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sankaran_M._Menon
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yashwant_K._Malaiya
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FGLSV.1991.143989
>
foaf:
homepage
<
https://doi.org/10.1109/GLSV.1991.143989
>
dc:
identifier
DBLP conf/glvlsi/MenonJM91
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FGLSV.1991.143989
(xsd:string)
dcterms:
issued
1991
(xsd:gYear)
rdfs:
label
Gate level representation of ECL circuits for fault modeling.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anura_P._Jayasumana
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sankaran_M._Menon
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yashwant_K._Malaiya
>
swrc:
pages
330-331
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/glvlsi/1991
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/glvlsi/MenonJM91/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/glvlsi/MenonJM91
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi1991.html#MenonJM91
>
rdfs:
seeAlso
<
https://doi.org/10.1109/GLSV.1991.143989
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/glvlsi
>
dc:
title
Gate level representation of ECL circuits for fault modeling.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document